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 Abstract –Heatsink is a passive component for transferring 
heat due to power losses from power devices such as 
semiconductor switches in power electronic converters. Emerging 
semiconductor technologies such as GaN and SiC MOSFETs 
present lower conduction and switching losses than conventional 
Si devices which can led to increase efficiency and reduction of 
weight and volume. In this paper, comparative evaluation of the 
heatsink weight and volume optimization based on Si IGBT, SiC 
MOSFET and GaN is done in a dual-active-bridge (DAB) as a 
building block in solid-state transformers. A 5 kW DAB converter 
as one of the 16 modules in an 80 kW ISOP converter is 
considered in optimization. Heatsink design is done for three 
semiconductor types. Results show that GaN achieves lowest 
power losses while its heatsink size and volume is limited by the 
thermal properties of the GaN chip. 
 
 
 Index Terms – DAB converter, ISOP, SST, Heatsink, Weight 
and Volume Optimization. 
 
I.  INTRODUCTION 
Advancements in semiconductor technologies in the 
beginning of the third millennium has introduced power 
electronics as one of the most important fields in electrical 
engineering. Many power electronic applications such as 
renewable power generation [1], traction systems and electric 
vehicles [2], HVDC power lines [3], and solid-state 
transformers (SSTs) [4] and [5] are based on the 
semiconductor industry. Emerging semiconductor technologies 
such as Silicon Carbide (SiC) [6] and Gallium Nitride (GaN) 
[7] and [8] power transistors can reach higher blocking voltage 
and efficiency than conventional Si IGBT technology [9]. 
However, they are currently under development and have not 
been matured enough. Some high voltage prototypes based on 
10 and 15 kV SiC MOSFETs are reported [10] and [11], 
respectively. However, first 1200 V GaN switches are recently 
reported [12] and [13].  
Based on the reported results in the [14], GaN devices 
only obstacle comparing Si and SiC devices is its lower 
thermal conductivity. In the other hand, GaN’s lower on-
resistance and switching losses and faster switching frequency 
outperform Si and SiC devices. It is also shown in [15] that the 
efficiency of a GaN based Buck-Boost converter is beter than 








































































Fig. 1 SST with MMC as AC-DC front end converter and ISOP-DAB as DC-
DC power conversion stage. 
In [16] and [17], a bidirectional isolated DC-DC converter 
based on 600 V GaN devices is analysed where switching 
losses are modelled based on the PSpice simulation and 
verified for 1 kW DC-DC converter using experimental 
results. The work [16], claims maximum 2 W/GaN which 
gives 8 W losses for 4 used GaNs. This losses is responsible 
for 0.8% decrease in efficiency at full load which is 
unachievable using Si IGBTs. These works give a very good 
analysis of the GaN losses behaviour in the hard switching and 
ZVS modes but it doesn’t evaluate the GaN thermal limits on 
the design of other components. One of the main components 
which its design is directly is a function of the semiconductor 
losses and thermal conductivity is heatsink. So, studying the 
heatsink sizing based on the GaN technology is also essential.  
In this paper, 1200 V GaN technology is compared versus 
Si IGBT and SiC MOSFET from losses and heatsink 
requirement point of view in a DAB module of a SST, as 
shown in Fig. 1. For power losses analysis, analytical 
formulation is presented for achieving maximum utilization of 
the given datasheets by manufacturers. Every complementary 
curve in the datasheet is converted to a normalized factor and 
applied to the main measurements. Based on this method, a 
detailed analysis of the losses including switching, conduction, 
reverse recovery, COSS, and gate losses are derived which show 
the GaN superiority. The obtained losses are used to optimize 
heatsink volume and weight for Si, SiC and GaN. It is 
concluded that the SiC device can achieve minimum weight 
and volume for its heatsink due to its superior thermal 
conductivity over Si and GaN technologies. 
II. SEMICONDUCTOR LOSSES ANALYSIS 
Maximum utilization of datasheets for analytical 
calculation of semiconductor losses is studied in this section. 
Three 1200 modules including IKW25N120T2 [18], 
C2M0080120D [19] and VM40HB120D [13] by Infineon 
Inc., Cree Inc. and VisIC Technologies, respectively. 
VM40HB120D is the first 1200V GaN power module.  
 
A. Conduction Losses 
General formula for computing conduction losses is: 
 20 . .Cond CE avg ON rmsP v I r I= +   (1) 
Where vCE0 and rON can be approximated based on the VCE-
IC curves for transistors and diodes. For SiC MOSFETs and 
GaN vCE0 is zero. Also, Iavg and Irms values depend on the current 
passing through the transistor or the diode. 
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Every kr or kv0 factor can be defined for the corresponding 
given measurements in the datasheet. In the datasheet, if rON vs 
IC is measured in Tj = 175 
•C, then krT can be calculated for 125 
•C as ( ) ( )125 / 175rT ON ONk r r= . Anti-parallel diode 
conduction losses can be calculated, similarly. 
 2, , ,. .d Cond F d avg F d rmsP v I r I= +   (4) 
Where vF and rF are the forward voltage and current of the 
anti-parallel diode. Also, vF and rF can be defined as functions 
of temperature, diode current and same formulation given in 
(2) and (3) can be repeated. Fig. 2 shows typical values for vCE0 
and rON.  
 
Fig. 2 On-state resistance of the considered switches with Si, SiC and GaN 
technologies are shown in the bar graph left side. Surf graph in right side 
shows the effect of temperature and collector current on the Si IGBT vCE0. 
vCE0 is zero for SiC MOSFET and GaN power modules. 
 
 B. Switching Losses 
Switching energy for any given current (IC), temperature 
(T), voltage (V) and gate resistor (RG) can be calculated. 
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Where Ki includes the effect of temperature, DC voltage 
and gate resistor in the formula. If there is no data provided by 
the manufacture, then corresponding ki can be neglected. Fig. 
3 shows the energy losses obtained from (5) for Si IGBT. 
Infineon Inc. has provided sufficient data for IGBT module 
IKW25N125T2 in the published datasheet, so it is considered. 
So, switching losses for every single switch can be 
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Where subscript i denotes turn on, turn off and reverse 
recovery state. For SiC-MOSFETs and GaN switches, similar 
curves can be obtained. Fig. 4 shows a direct comparison for 
switching energy dissipation of the considered 
semiconductors. It can be seen that GaN and SiC MOSFET 
has similar switching loss properties which is approximately 





Fig. 3 Variation of turn on energy losses Eon versus IGBT current, junction temperature, DC voltage and gate resistor for IKW25N125T2. 
 
 
Fig. 4 Comparison of turn on and turn off energy losses based on datasheets 
for three switches of types Si IGBT, SiC MOSFET and GaN. Given data are 
for 600 V DC and junction temperature 150 ◦C. 
 
C. COSS Losses 
Charging and discharging of the output capacitor, COSS, 
dissipates energy in SiC MOSFETs and GaNs. The value of 
COSS energy can be significant in Mega-Hz switching 
frequency range based on the study given in [20]. In this 
study, switching frequency is lower than 100 kHz and COSS 
losses is not comparable to the switching losses. However, to 
make the study more general, COSS losses are also included in 
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In (7) is COSS is in pF. COSS can be approximated using 
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Where aci are constants that can be obtained from curve 
fitting. Fig. 5 shows the EOSS provided in the datasheets. Blue 
line shows the EOSS of the GaN switch. In the GaN datasheet, 
only COSS is given for voltages 0 to 400 V. So, EOSS for voltages 
larger than 400 V needs measurement to be verified. 
 
D. Gate Losses 
Gate driver losses can be split into two parts. First part is 
due to the charging/discharging of gate charges, QG, for 
turning off and on the switch and the second is losses due to 
the driver circuit. Only the first part can contribute to the 
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Where CISS and VGE are input capacitor and gate to emitter 
voltage, respectively. The value for QG is 120, 62 and 9.6 nC 
for Si IGBT, SiC MOSFET and GaN switches respectively. 
 
Fig. 5 Comparison of EOSS energy for SiC MOSFET and GaN.  
 
III. HEATSINK DESIGN PROCEDURE 
Heatsink extrusions that are commercially available are 
cost effective and can be adopted for the design. First step in 
the heatsink design is to select the semiconductor switches. It 
can be done based on the voltage and current rating of the 
converter. Heatsink surface temperature can be obtained by 
computing the semiconductor power losses and using the 
thermal resistance of the junction to case, Rth,jc, as follows: 
 ,HS j th jc lossR Pθ θ= −   (11) 
Maximum required thermal resistance for a heatsink to 
transfer the heat from heatsink surface is: 
 ,max
, ,
HS a HS a
th th
SW L SW SW L SW
R R
N P N P
θ θ θ θ− −
≤ → =   (12) 
Where PL,SW and NSW are power losses per switch and 
number of switches, respectively. Manufacturers usually 
provide Rth,n for nominal length, Ln, and temperature rise of 
heatsink to the ambient Δθn [22]. Correction factor curves are 
used to compensate Rth,n for arbitrary LHS and Δθ as shown in 
Fig. 6. 
 
Fig. 6 Heatsink extrusion’s correction factors of Aavid Permalloy LLC. 
 
These curve can be approximated using quadratic 
polynomial equations: 
 ( ) ( )20 1 2L L L HS L HSC a a L a L= + +   (13) 
 ( ) ( )20 1 2C a a aθ θ θ θθ θ= + Δ + Δ   (14) 
Where quadratic polynomial coefficients can be calculated 
by selecting three points on the curves such as (aL0,CL0), 
(aL1,CL1) and (aL2,CL2).  
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Therefore, the required length correction factor and the 
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 ( )2,min 1 1 2 0 24 / 2HS L L L L LL a a a a a= − ± −   (17) 
Based on the LSH,min total weight and volume of the 
extrusion are computed.  
Flowchart of the heatsink design is shown in Fig. 7. Based 
on the figure, semiconductor rating is the start point of the 
design. After selection of the switch ratings, its data can be 
used to drive the conduction, turn on and turn of losses as well 
reverse recovery losses. The semiconductor loss calculation 
method is given in section III of the paper. So, after 
calculation of power loss per switch (Ploss) and also by using 
the junction to case thermal resistance (Rth,jc), the heatsink 
surface temperature (θHS) can be obtained. In this paper, 
maximum allowable junction (θj) and ambient temperature (θj) 
are 125 ◦C and 40 ◦C, respectively. 
Arrangement of the semiconductors on the heatsink surface 
also plays an important role in the final optimized weight and 
volume.  For half-bridge modules, four possible arrangements 
are shown in Fig. 8. Every heatsink configuration is shown by 
a color which will be used for depicting design results. 
IV. SIMULATION RESULTS 
As stated in section II, three semiconductor technologies 
Si IGBT, SiC MOSFET and GaN are employed for optimizing 
heatsink volume and weight of a 5 kW 600 to 400 V DAB 
converter which is considered as the basic building cell of the 
DC-DC stage of an 80 kW SST.  
 
A. Semiconductor Losses 
Fig. 9 (a), (b) and (c) show semiconductor losses for a single 
switch of type Si IGBT, SiC MOSFET and GaN where GaN 
device exhibits lower torn off, conduction, gate and COSS 
losses than Si IGBT and MOSFET. For the Si IGBT switching 
frequency is set in range 1-20 kHz and for SiC MOSFET and 
GaN frequency is set to 1-100 kHz. In the case of turn on 
losses, dissipated energy in the junction capacitor in included 
too. Using the GaN in ZVS mode can reduces the switching 
losses extremely because turn off losses are negligible [17].  
 
Specifications:
PN, VDC1, VDC2, fS
Start
Si-IGBT data and dimension
Rth,jc, Eon, Eoff, Err, rON
Calculate Rth,max
from Ploss per IGBT and θhs and 
Calculate Extrusion Length 
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Fig. 8 Arrangement of Half-Brides on the heatsink for a DAB converter. 
 
B. Heatsink Optimal Design 
Number of 138 extrusions manufactured by Aavid 
Permalloy LLC [22], that are proper for mounting 
semiconductor switches, are considered. Fig. 10 shows volume 





















Fig. 9 Detailed power losses for different semiconductor technologies; (a) Si IGBT losses for fs=1-20 kHz, (b) SiC MOSFET and (c) GaN for fs=1-100 kHz. 





























Fig. 10 Heatsink volume optimization for different semiconductor technologies; (a) Si IGBT, (b) SiC MOSFET and (b) GaN. 













































Fig. 11 Heatsink weight optimization for different semiconductor technologies; (a) Si IGBT, (b) SiC MOSFET and (b) GaN. 
 
In Fig. 10 (a), results for IGBT are given where extrusion 
with part number 04870 gives the minimum volume for 
frequencies from 2-20 kHz. While, extrusion number 04870 is 
the best for 1 kHz. Minimum volume is 0.343 dm3 at fs=20 
kHz. For SiC MOSFET, volume optimization results are given 
in Fig. 10 (b) where extrusion 04870 is the best for fs=1-100 
kHz which gives the volume of 0.1102 dm3 at fs=20 kHz. In 
the case of volume optimization for GaN device, Fig. 9 (c), 
extrusion 04870 is the best solution for all frequencies from 1 
to 100 kHz. It gives volume of 0.1740 dm3. This value is a bit 
larger than SiC MOSFET due to the increase in turn on losses. 
Another limiting constraint on volume reduction is GaN 
package dimensions which typically larger than IGBT and 
MOSFET. Horizontal line in Fig. 10 (c) implies on the 
physical constraint for volume reduction in extrusion 04870.  
Similar to volume optimization, weight optimization 
results are also derived and given in Fig. 11 (a), (b) and (c) for 
Si IGBT, SiC MOSFET and GaN, respectively. Extrusion 
BS204 is the best solution for the IGBT, MOSFET and GaN 
devices at all frequencies. However, for the MOSFET in 
frequencies lower than 8 kHz its mounting configuration is not 
the same as well GaN in frequencies larger and lower than 20 
kHz. In frequency of 100 kHz heatsink weight is 581 and 917 
g for MOSFET and GaN devices, respectively. 
Adopting ZVS for turning on switches, reduces the weight 
to 666 g for GaN which is not slighter than SiC hard switching 
mode. This is due to the thermal conductivity limitation of 
GaN. It is stated in [15], that the thermal conductivity can be 
stated as ( ) ( )300 / 300L K L K
αλ θ λ θ= where θL denotes the 
temperature of the chip lattice, α is -0.43 and -1.61 for GaN 
and SiC respectively. Also, conductivity at room temperature, 
λ300K, is 125 and 490 W/mK for GaN and SiC, respectively. 
Fig. 12 compares the GaN and SiC conductivity for various 
room temperatures. It can be seen from this figure that even if 
GaN can enhances the efficiency over Si and SiC technologies 
but its heatsink size must be larger than the size of the SiC’s 
heatsink due to thermal conductivity constraints. 
TABLE I 
HEATSINK DESIGN RESULTS 
Semi. Si IGBT SiC MOSFET GaN 
Module IKW25N120T2 C2M0080120D VM40HB120D 
fs 20 kHz 20 kHz 20 kHz 
Losses 33.1230 W 8.2599 W 7.3094 W 
Min. Vol. 0.343 dm3 0.0459 dm3 0.1591 dm3 
Extrusion 04870 04870 04870 
Min. Weight 1808 g 188 g 311 g 
Extrusion BS204 BS204 000EB (437210) 
 




















Fig. 12 Comparing GaN and SiC thermal Conductivity. 
 
Table I summarizes the obtained results at frequency 20 
kHz where three semiconductor topologies can be compared. 
It can be seen that the minimum power losses 7.31 W is 
achieved using GaN. So, based on the minimum losses, 
minimum weight and volume can be expected. However, GaN 
thermal conductivity constraints are lower than the SiC 
MOSFET which limits the heatsink size reduction.  
  
V. CONCLUSION 
Semiconductor losses are analytically computed such that 
maximum utilization of the datasheets is obtained. A general 
formula is given which includes a factor in calculation for any 
extra given curve in the datasheets. Based on the loss 
calculation method, losses for three semiconductor 
technologies including Si IGBT, SiC MOSFET and GaN are 
computed and used as the design input for natural convection 
heatsink. GaN devices can achieve the minimum losses by 
ZVS in comparison with Si IGBT and SiC MOSFET. 
Therefore, minimum weight and volume of heatsink can be 
achieved by adopting GaN, subject to improving its thermal 
conductivity limitations.   
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